

microengine + (thread or multithreaded or m Search Scholar Preferences

Advanced Scholar Search Scholar Help

Lowercase "or" was ignored. Try "OR" to search for either of two terms. [details]

Scholar All articles Recent articles Results 1 - 10 of about 29 for microengine + (thread or multithreaded or multithreaded) + write mask load. (0.08 seconds)

All Results

An Intel IXP1200-based Network Interface - group of 6 »

K Mackenzie

K Mackenzie, W Shi, A McDonald, I Ganev - Proceedings of the Workshop on Novel Uses of System Area ..., 2003 - cc.gatech.edu ... as a sequence of WRITE-INVALIDATE trans ... themselves naturally to a multithreaded software

L George

architecture ... accesses to DRAM: (a) mlcroengine thread writes descriptor ...

W Shi

Cited by 17 - Related Articles - View as HTML - Web Search

A McDonald I Ganev

An Efficient Implementation of Fair Load Balancing over Multi-CPU SOC Architectures - group of 3 »

G Kornaros, T Orphanoudakis, N Zervos, E ... - ieeexplore.ieee.org

... mechanism, than on associating one micro-engine to the ... network processor ([7]) uses 256 threads in eight ... et al, "A Massively Multithreaded Packet Processor ...

Cited by 1 - Related Articles - Web Search

Supporting Run-time Adaptation in Packet Processing Systems - group of 2 »

V Balakrishnan, R Kokku, A Kunze, H Vin, E Johnson - cs.utexas.edu

... tiple implementations of locks to provide synchronization between threads. ... be used

to move packets from a microengine only to its neighboring micro- engine. ...

Cited by 2 - Related Articles - View as HTML - Web Search

INTEL IXP1200 NETWORK PROCESSOR AND DIGITAL VIDEO BROADCASTING - group of 2 »

M Leiniö - capsl.udel.edu

... Six 32-bit, multithreaded RISC data engines (microengines ... The hardware-based

multithreading enables other threads ... Then, the microengine thread would use PCI DMA ...

Related Articles - View as HTML - Web Search

VLAN (IEEE 802.1 q) Implementaion on Intel's Network Processor IXP-1200 and Comparative Analysis of ...

BO Technology - cse.iitb.ac.in

... The Microengines utilize a feature called Hardware Multithreading. Each Microengine

has four Program Counters, and supports ... Each thread has its own Thread ID ...

Related Articles - View as HTML - Web Search

Taming the IXP network processor - group of 9 »

L George, M Blume - Proceedings of the ACM SIGPLAN 2003 conference on ..., 2003 - portal.acm.org

... 3.3 Exposing Hardware Features The IXP microengine instruction set is ... Examples include

inter- thread communication (on the same micro-engine, on different mi ...

Cited by 21 - Related Articles - Web Search - BL Direct

Development of a new hardware-in-loop simulation platform for GD-1 diesel engine based on can and .

J Wang, H Tang, K Zhu, L Yang, X Mao, B Zhuo - Vehicular Electronics and Safety, 2005. IEEE International ..., 2005 - ieeexplore.ieee.org ... c++ and ran in the background as sub threads. ... HIL simulation platformn based on

multithread and CAN ... be used as a dedicated micro-engine operating independently ...

Related Articles - Web Search

Building a robust packet control unit with network processors

TOC View - Embedded Software and Systems, 2005. Second International ..., 2005 - ieeexplore.ieee.org ... are achieved through an innovative micro- engine architecture that ... Each microengine

has eight threads, and each thread has ... refers to a set of threads which are ...

Related Articles - Web Search

<u>A highly flexible, distributed multiprocessor architecture for network processing</u> - group of 6 » M Venkatachalam, P Chandra, R Yavatkar - Computer Networks, 2003 - Elsevier

... ME provides support for software con- trolled multithreaded operation ... 4. Microengine programming model ... order can be maintained using ordered thread execution or ...

Cited by 7 - Related Articles - Web Search

Design and Implementation of a Network Processor Input/Output Module - group of 3 »

I Sourdis - mhl.tuc.gr

... The device operates at 166 MHz. Each micro-engine supports 4 threads, which helps

to ... Microengine Core Speed 166 MHz 200 MHz 232 MHz 166 MHz extended temp ...

Related Articles - View as HTML - Web Search

Gooogle ▶ 1<u>2</u>3 Next Result Page:

microengine + (thread or multithre: Search)

Google Home - About Google - About Google Scholar

©2007 Google



Advanced Scholar Search
microengine + (thread or multithreaded or mu Search Scholar Preferences Scholar Help

Lowercase "or" was ignored. Try "OR" to search for either of two terms. [details]

Scholar All articles Recent articles Results 1 - 10 of about 37 for microengine + (thread or multithreaded) or multithreaded) + write mask. (0.18 seconds)

All Results

Method and apparatus for gigabit packet assignment for multithreaded packet processing - group of 3 »

G Wolrich

G Wolrich, D Bernstein, MJ Adiletta, DF Hooper - US Patent 6,661,794, 2003 - Google Patents

M Adiletta

... 376 Write MPKTsequence no. ... thread) Page 21. enqueue ... US 6,661,794 BI METHOD AND APPARATUS FOR GIGABIT PACKET ASSIGNMENT FOR MULTITHREADED PACKET PROCESSING ...

K Mackenzie

Cited by 5 - Related Articles - Web Search

L George W Shi

Arbitrating command requests in a parallel multi-threaded processing system - group of 2 »

G Wolrich, D Bernstein, MJ Adiletta, W Wheeler - US Patent 6,532,509, 2003 - Google Patents

... the hardware-based multithreaded processor 12 ... general, the hardware-based multi-

threaded processor 12 ... completion signal to the initiating microengine thread. ...

Cited by 4 - Related Articles - Web Search

Parallel multi-threaded processing - group of 2 »
G Wolrich, D Bernstein, MJ Adiletta, W Wheeler - US Patent 6,587,906, 2003 - Google Patents

... the hardware-based multithreaded processor 12 ... general, the hardware-based multi-

threaded processor 12 ... completion signal to the initiating microengine thread. ...

Cited by 1 - Related Articles - Web Search

Solving parallel problems employing hardware multi-threading in a parallel processing environment - group of 3 »

G Wolrich, WR Wheeler, MJ Adiletta - US Patent 6,629,237, 2003 - Google Patents

... of the hardware-based multithreaded processor 12 ... Advantages of hardware multithreading

can be explained by ... from one of the micro engine thread contexts reports ...

Related Articles - Web Search

An Intel IXP1200-based Network Interface - group of 6 »

K Mackenzie, W Shi, A McDonald, I Ganev - Proceedings of the Workshop on Novel Uses of System Area ..., 2003 - cc.gatech.edu

... as a sequence of WRITE-INVALIDATE trans ... themselves naturally to a multithreaded software

architecture ... accesses to DRAM: (a) microengine thread writes descriptor ...

Cited by 17 - Related Articles - View as HTML - Web Search

Port blocking technique for maintaining receive packet ordering for a multiple ethernet port switch - group of 2 »

G Wolrich, D Bernstein, MJ Adiletta - US Patent 6,976,095, 2005 - Google Patents

... 1-5. "Nomadic Threads: A migrating multithread approach to remote memory ... 20-23, 1996. "Overview of the START (*T) multithreaded computer" by Beckeerie, MJ ...

Related Articles - Web Search

Multi-threaded sequenced receive for fast network port stream of packets - group of 2 »

DF Hooper, MJ Adiletta, GM Wolrich - US Patent 6.952,824, 2005 - Google Patents ... 141-152, 1996 IEEE.* Vibhatavanij, K. Simultaneous Multithreading-Based Rout .

MULTI-THREADED SEQUENCED RECEIVE FOR FAST NETWORK PORT STREAM OF PACKETS ... thread 7 ...

Related Articles - Web Search

Optimal programming of critical sections in modern network processors under performance requirements - group of 4 »

H Krawczyk, T Madajczak - Parallel Computing in Electrical Engineering, 2004. ..., 2004 - ieeexplore.ieee.org

... covered all coherency problems for multithreaded multiengine processor ... implemented

if a single microengine does not ... caused by an unordered thread entering into ...

Cited by 1 - Related Articles - Web Search

INTEL IXP1200 NETWORK PROCESSOR AND DIGITAL VIDEO BROADCASTING - group of 2 »

M Leiniö - capsl.udel.edu

... Six 32-bit, multithreaded RISC data engines (microengines ... The hardware-based

multithreading enables other threads ... Then, the microengine thread would use PCI DMA ...

Related Articles - View as HTML - Web Search

Supporting Run-time Adaptation in Packet Processing Systems - group of 2 »

V Balakrishnan, R Kokku, A Kunze, H Vin, E Johnson - cs.utexas.edu

... tiple implementations of locks to provide synchronization between threads. ... be used

to move packets from a microengine only to its neighboring micro- engine....

Cited by 2 - Related Articles - View as HTML - Web Search

Goooogle ▶ 1234 Next Result Page:

microengine + (thread or multithrea 'Search'

Google Home - About Google - About Google Scholar



byte mask load + destination register

Advanced Scholar Search Scholar Preferences Scholar Help

Scholar All articles Recent articles Results 1 - 10 of about 5,930 for byte mask load + destination register. (0.13 seconds)

All Results

Did you mean: byte mask road + destination register

R Sites M Tremblay

Ensuring data integrity by locked-load and conditional-store operations in a multiprocessor system group of 2 »

J Narayanan

RL Sites, RT Witek - US Patent 5,193,167, 1993 - Google Patents

V He R Witek ... of previously-established data structures, include the facility for doing in-register

byte extract, insert and masking, along with non-aligned load and store ...

Cited by 63 - Related Articles - Web Search

System for handling load and/or store operations in a superscalar microprocessor - group of 3 »

CD Senter, J Wang - US Patent 5,557,763, 1996 - Google Patents

... 25! , i v r20i i! LOAD STQRÍ UNIT HSU] i ii ; ... ADDRESSIJ[3: 0] 41 VÂLÎD213 424 y-MASK

475 ADDRESS2_3[3: 0] cmpmejb ... ADDRESS: BYTE: XXXXXXX5 4 FIG. 6 ...

Cited by 48 - Related Articles - Web Search

VIS speeds new media processing - group of 3 »

M Tremblay, JM Narayanan, VL He - Micro, IEEE, 1996 - ieeexplore.ieee.org

... address in pst as sldfa. ASLPST8P Parlial-sture instruction using mask in lid ... 2/1

ifld) 1/1(1st) bid, bst i/is stdfa ,ASLBLK P 64-byte block load or store ...

Cited by 191 - Related Articles - Web Search - BL Direct

The Visual Instruction Set (VIS) in UltraSPARCm - group of 4 »

L Kohn, G Maturana, M Tremblay, A Prabhu, G Zyner - Proceedings of COMPCON, 1995 -

doi.ieeecomputersociety.org

... The different versions gen- erate masks for 8-, 16-, or ... and store instructions transfer

one or two bytes of memory ... The data from a load is zero-extended in the ...

Cited by 73 - Related Articles - Web Search

Reducing the performance impact of instruction cache misses by writing instructions into the ... group of 5 »

J Stark, P Racunas, YN Patt - Proceedings of the 30th annual ACM/IEEE international ..., 1997 - portal acm.org

... it will need to know how the architectural destination registers were ... address of

both the store and load are known ... of- order issue with a 12k byte mask cache is ...

Cited by 25 - Related Articles - Web Search - BL Direct

Register Packing: Exploiting Narrow-Width Operands for Reducing Register File Pressure - group of 11 »

O Ergin, D Balkan, K Ghose, D Ponomarev - Proceedings of the 37th International Symposium on ..., 2004 portal.acm.org

... the data-width predictors similar to the load value predictor ... well as the sign extension

and byte multiplexing logic ... to include the parts bit-mask (Section 3.2 ...

Cited by 19 - Related Articles - Web Search

In-register data manipulation using data shift in reduced instruction set processor - group of 3 »

RL Sites, RT Witek - US Patent 5,367,705, 1994 - Google Patents

... The instruction set is limited to register-to-register operations and regis- ter

load/store operations. Byte manipulation instructions, included to permit ...

Cited by 21 - Related Articles - Web Search

Register scorboarding on a microprocessor chip - group of 2 »

D Budde, R Riches, MT Imel, G Myers, K Lai - US Patent 4,891,753, 1990 - Google Patents

... Each pending load operation is associated with a mask ... for memory accesses, one method

for byte-move operations ... Each matchcell looks at 40 one mask from the ...

Cited by 39 - Related Articles - Web Search

In-register data manipulation for unaligned byte write using data shift in reduced instruction set ... group of 3 »

RL Sites, RT Witek - US Patent 5,410,682, 1995 - Google Patents

... Byte manipulation instructions, included to permit use ... the facility for doing

in-register byteextract, insertandmasking ... along withnon-aligned load and store ...

Cited by 10 - Related Articles - Web Search

Digital computer system with cache controller coordinating both vector and scalar operations - group

JP Ellis, E Nangia, N Patwa, B Shah, GM Wolrich - US Patent 5,418,973, 1995 - Google Patents ... VECTOR LENGTH REGISTER (VLR) VECTOR MASK REGISTER (VMR) VECTOR COUNT REGISTER (VCR) ... arithmetic pipes, one for the pipe destination, a load ... Cited by 42 - Related Articles - Web Search

Did you mean to search for: byte mask road + destination register

Gooooooogle > 12345678910 Next

Result Page:

byte mask load + destination regis Search

Google Home - About Google - About Google Scholar

©2007 Google